A Sovereign Signal project
01EntryItem
Archive
Compiles VHDL through a full lexer-to-elaborator pipeline into a four-valued dataflow logic simulation that can be debugged.